UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/538,458	06/10/2005 Lonnie Goff		US02 0598 US2	3872
65913 NXP , B.V.	7590 03/26/200	EXAMINER		
NXP INTELLE	ECTUAL PROPERTY	MAMO, ELIAS		
M/S41-SJ 1109 MCKAY	DRIVE	ART UNIT	PAPER NUMBER	
SAN JOSE, CA	A 95131	2184		
			NOTIFICATION DATE	DELIVERY MODE
			03/26/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Communication		Application	n No.	Applicant(s)				
		10/538,458	3	GOFF, LONNIE				
	Office Action Summary	Examiner		Art Unit				
		ELIAS MAN	МО	2184				
Period fo	The MAILING DATE of this communication a or Reply	appears on the	cover sheet with the c	orrespondence ad	ddress			
WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REF CHEVER IS LONGER, FROM THE MAILING asions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. It period for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by state reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	DATE OF THI 1.136(a). In no ever iod will apply and will tute, cause the applic	S COMMUNICATION th, however, may a reply be time expire SIX (6) MONTHS from the translation to become ABANDONEI	I. lely filed the mailing date of this of (35 U.S.C. § 133).				
Status								
1)	Responsive to communication(s) filed on 07	7 December 20	07					
•	Responsive to communication(s) filed on <u>07 December 2007</u> . This action is FINAL . 2b) This action is non-final.							
3)	<i>'</i> —			secution as to the	e merits is			
٥,١	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
- 4)⊠	Claim(s) <u>1-13</u> is/are pending in the application	on.						
-	4a) Of the above claim(s) is/are withdrawn from consideration.							
	4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed.							
	Claim(s) <u>1-13</u> is/are rejected.							
· ·	Claim(s) is/are objected to.							
-	Claim(s) are subject to restriction and	d/or election re	guirement.					
	on Papers		1					
	•							
•	The specification is objected to by the Exami		7					
10)	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority ι	ınder 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some coll None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P	ite				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application 6) Other:								

Art Unit: 2184

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Martel et al. (US 5,887,165), herein after referred to as Martel et al. '165.

Referring to **claim 1**, Martel et al. '165 teach, as claimed, a method of performing configuration or control of a subsystem (i.e.-method for a dynamically reconfiguring hardware system, col. 2 line 4), comprising: providing together with the subsystem a configuration/control unit (i.e.-reconfigurable hardware system, col. 2, line 4) having a controller portion (controller, col. 2, line 6) and a storage portion storing configuration parameter (i.e.-configuration memory 19 stores hardware configuration, see fig. 1 and col. 2, line 5-6); the configuration/control unit receiving an activation signal (i.e.-configuration/control unit, in response to the activation signal, performing configuration or control of the subsystem, including storing at least one of the configuration parameter in a register of the subsystem (i.e.-reading the hardware

configuration data from the configuration memory and setting the gate array's internal gates, col. 5, lines 4-7 and line 21).

However, Martel et al. '165 does not explicitly teach more than one configuration parameters being stored in a storage portion.

At the time of the invention, it would have been an obvious matter of alternate arrangement to store more than one/multiple/many/plurality of configuration parameters, since such a modification would have involved a mere change in the amount/numbers of configuration parameters, and such a change is generally recognized as being within the level ordinary skill in the art.

As to **claim 2**, Martel et al. '165 teach the method of claim 1 wherein the subsystem is a hardware subsystem (col. 3, line 39), and the configuration/control unit is a hardware configuration/control unit (i.e.-processor 17, col. 3, lines 43 and 49).

As to **claim 3**, Martel et al. '165 inherently teach the method of claim 1 wherein the hardware subsystem and the hardware configuration/control unit are provided together within the same integrated circuit (i.e.-system 11, col. 3, line 39).

As to **claim 4**, Martel et al. '165 teach the method of claim 1 wherein the activation signal is a configuration/control ID (col. 2, line 1).

As to **claim 5**, Martel et al. '165 teach the method of claim 4 wherein the configuration/control unit is responsive to multiple different configuration/control IDs for performing different corresponding configuration or control actions with respect to the subsystem (col. 2, lines 12-16).

Referring to **claim 6**, Martel et al. '165 teach, as claimed, a subsystem having self-configuration capabilities, comprising: a register section including multiple registers (i.e.-reconfigurable logic module, col. 2, lines 23-24), the subsystem functioning differently depending on contents of the registers; and a configuration/control unit (i.e.-

Art Unit: 2184

reconfigurable hardware system, col. 2, line 4) having a controller portion (i.e.-controller, col. 2, line 6) and a storage portion storing configuration parameter (i.e.-configuration memory 19, col. 2, lines 5-6 and fig. 1); wherein the configuration/control unit is responsive to an activation signal for performing configuration or control of the subsystem (col. 2, lines 12-14), including storing at least one of the configuration parameter in one of the multiple registers of the subsystem (i.e.-reading the hardware configuration data from the configuration memory and setting the gate array's internal gates, col. 5, lines 4-7 and line 21).

However, Martel et al. '165 does not explicitly teach more than one configuration parameters being stored in a storage portion.

At the time of the invention, it would have been an obvious matter of alternate arrangement to store more than one/multiple/many/plurality of configuration parameters, since such a modification would have involved a mere change in the amount/numbers of configuration parameters, and such a change is generally recognized as being within the level ordinary skill in the art.

As to **claim 7**, Martel et al. '165 teach the apparatus of claim 6 wherein subsystem is a hardware subsystem (reconfigurable hardware system 11, se fig. 1 and col. 3, line 39), and the configuration/control unit is a hardware configuration/control unit (i.e.-CPU 17, see fig. 1 and col. 3, lines 43 and 49).

As to **claim 8**, Martel et al. '165 inherently teach the apparatus of claim 7 wherein the hardware subsystem and the hardware configuration/control unit are provided together within the same integrated circuit (i.e.-system 11, col. 3, line 39).

As to **claim 9**, Martel et al. '165 inherently teach the apparatus of claim 6 wherein the activation signal is a configuration/control ID (i.e.-configuration signal, col. 2, line 14).

As to **claim 10**, Martel et al. '165 teach the apparatus of claim 9 wherein the configuration/ control unit is responsive to

Art Unit: 2184

multiple different configuration/control IDs for performing different corresponding configuration or control actions with respect to the subsystem (col. 2, lines 12-16).

As to **claim 11**, Martel et al. '165 teach, as claimed, for use in a system that includes a processor coupled to a hardware subsystem via a system bus, the hardware subsystem including a configuration/control unit and a plurality of registers (i.e.-reconfigurable hardware system, col. 2, line 4), a method of configuring the subsystem comprising:

-storing a configuration parameter in the configuration/control unit (col. 2, lines 52-53); and responsive to the configuration/control unit receiving a single configuration/control ID from the processor (i.e.-controller sends a configuration signal, col. 2, lines 12-14), writing one or more of the plurality of configuration parameters from the configuration/control unit to one or more of the plurality of registers (i.e.-reading the hardware configuration data from the configuration memory and setting the gate array's internal gates, col. 5, lines 4-7 and line 21).

However, Martel et al. 165 does not explicitly teach storing a plurality of configuration parameters.

At the time of the invention, it would have been an obvious matter of alternate arrangement to store a plurality of configuration parameters, since such a modification would have involved a mere change in the amount/numbers of configuration parameters, and such a change is generally recognized as being within the level ordinary skill in the art.

As to **claim 12**, Martel et al. '165 teach the method of claim 11, wherein the configuration/control unit is a state machine (Note:

Application/Control Number: 10/538,458

Art Unit: 2184

Martel et al. teaches a controller and that can be a state machine, col. 2, line 49).

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Martel et al. '165 in view of Wu et al. (US 6,862,643), herein after referred to as Wu et al. '643.

As to **claim 13**, Martel et al. '165 teach the claimed invention except claim 13.

On the other hand, Wu et al. '643 discloses, a USB block comprising a plurality of ports (see fig. 5) that can operate in different modes responsive to which of the plurality of configuration parameters are written to which of the plurality of registers (page 2, paragraph 23).

At the time of the invention it would have been obvious to a person of ordinary skill in the art to modify the hardware subsystem of Martel et al. '165 and implement it in the USB block which comprises a plurality of ports that can operate in different modes responsive to which of the plurality of configuration parameters are written to which of the plurality of registers, as taught by Wu et al. '643. The motivation for doing so would have been to use one compound device in which a plurality of function devices can connect to the USB via the same set of USB logic, with out using a hub but a circuit or firmware, achieving a convenience of plug and play while reducing a cost (Wu et al., page 2, paragraph 19 and 21).

Application/Control Number: 10/538,458 Page 7

Art Unit: 2184

Response to Arguments

Applicant's arguments filed on 12/07/2007 have been fully considered but are most in view of the new grounds of rejection.

Conclusion

Applicant's amendment necessitated the new ground of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- Madurawe (US 7,064,579) teaches alterable application specific integrated circuit;
- Ptasinski et al. (US 6,363,437) teach plug and play I^2 C slave; and

Application/Control Number: 10/538,458 Page 8

Art Unit: 2184

• Takahashi et al. (US 5,887,193) teach system for loading control information from peripheral devices to a controller in response to connection operation.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Elias Mamo whose telephone number is (571) 270-1726 and fax number (571) 270-2726. The examiner can normally be reached on Monday to Thursday from 9 AM to 5 PM EST. The examiner can also be reached on alternate Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, DR. Henry Tsai, can be reached on (571) 272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/E. M./

/Henry W.H. Tsai/ Supervisory Patent Examiner, Art Unit 2184